RT Journal Article
JF International Symposium on Code Generation and Optimization
YR 2005
VO 00
SP 243
TI SWIFT: Software Implemented Fault Tolerance
A1 Ram Rangan,
A1 David I. August,
A1 George A. Reis,
A1 Jonathan Chang,
A1 Neil Vachharajani,
K1 null
AB To improve performance and reduce power, processor designers employ advances that shrink feature sizes, lower voltage levels, reduce noise margins, and increase clock rates. However, these advances make processors more susceptible to transient faults that can affect correctness. While reliable systems typically employ hardware techniques to address soft-errors, software techniques can provide a lower-cost and more flexible alternative. This paper presents a novel, software-only, transient-fault-detection technique, called SWIFT. SWIFT efficiently manages redundancy by reclaiming unused instruction-level resources present during the execution of most programs. SWIFT also provides a high level of protection and performance with an enhanced control-flow checking mechanism. We evaluate an implementation of SWIFT on an Itanium 2 which demonstrates exceptional fault coverage with a reasonable performance cost. Compared to the best known single-threaded approach utilizing an ECC memory system, SWIFT demonstrates a 51% average speedup.
PB IEEE Computer Society, [URL:http://www.computer.org]
LA English
DO 10.1109/CGO.2005.34
LK http://doi.ieeecomputersociety.org/10.1109/CGO.2005.34