Takehito Sasaki, "Memory Hierarchy Design for Jetpipeline: To Execute Scalar and Vector Instructions in Parallel", Parallel Algorithms / Architecture Synthesis, AIZU International Symposium on vol. 00 no. , p. 66, , 1997