T. Ikedo, "An Architecture based on the Memory Mapped Node Addressing in Reconfigurable Interconnection Network", Parallel Algorithms / Architecture Synthesis, AIZU International Symposium on vol. 00 no. , p. 50, , 1997